Publication: Digital multiplier‐less implementation of high‐precision SDSP and synaptic strength‐based STDP
Digital multiplier‐less implementation of high‐precision SDSP and synaptic strength‐based STDP
Date
Date
Date
Citations
Asgari, H., Maybodi, B. M., & Sandamirskaya, Y. (2020). Digital multiplier‐less implementation of high‐precision SDSP and synaptic strength‐based STDP. International Journal of Circuit Theory and Applications, 48(5), 724–738. https://doi.org/10.1002/cta.2753
Abstract
Abstract
Abstract
Spiking neural networks (SNNs) can achieve lower latency and higher efficiency compared with traditional neural networks if they are implemented in dedicated neuromorphic hardware. In both biological and artificial spiking neuronal systems, synaptic modifications are the main mechanism for learning. Plastic synapses are thus the core component of neuromorphic hardware with on‐chip learning capability. Recently, several research groups have designed hardware architectures for modeling plasticity in SNNs for various applications. Follow
Metrics
Views
Additional indexing
Creators (Authors)
Journal/Series Title
Journal/Series Title
Journal/Series Title
Volume
Volume
Volume
Number
Number
Number
Page range/Item number
Page range/Item number
Page range/Item number
Page end
Page end
Page end
Item Type
Item Type
Item Type
In collections
Keywords
Language
Language
Language
Publication date
Publication date
Publication date
Date available
Date available
Date available
ISSN or e-ISSN
ISSN or e-ISSN
ISSN or e-ISSN
OA Status
OA Status
OA Status
Publisher DOI
Metrics
Views
Citations
Asgari, H., Maybodi, B. M., & Sandamirskaya, Y. (2020). Digital multiplier‐less implementation of high‐precision SDSP and synaptic strength‐based STDP. International Journal of Circuit Theory and Applications, 48(5), 724–738. https://doi.org/10.1002/cta.2753