



**University of
Zurich**^{UZH}

**Zurich Open Repository and
Archive**

University of Zurich
University Library
Strickhofstrasse 39
CH-8057 Zurich
www.zora.uzh.ch

Year: 2023

Synaptic metaplasticity with multi-level memristive devices

D'Agostino, S ; Moro, F ; Hirtzlin, T ; Arcamone, J ; Castellani, N ; Querlioz, D ; Payvand, Melika ; Vianello, Elisa

DOI: <https://doi.org/10.1109/aicas57966.2023.10168563>

Posted at the Zurich Open Repository and Archive, University of Zurich

ZORA URL: <https://doi.org/10.5167/uzh-254264>

Conference or Workshop Item

Submitted Version

Originally published at:

D'Agostino, S; Moro, F; Hirtzlin, T; Arcamone, J; Castellani, N; Querlioz, D; Payvand, Melika; Vianello, Elisa (2023). Synaptic metaplasticity with multi-level memristive devices. In: 2023 IEEE 5th International Conference on Artificial Intelligence Circuits and Systems (AICAS), Hangzhou, China, 11 June 2023 - 13 June 2023, Institute of Electrical and Electronics Engineers.

DOI: <https://doi.org/10.1109/aicas57966.2023.10168563>

Synaptic metaplasticity with multi-level memristive devices

S. D’Agostino*, F. Moro*, T. Hirtzlin*, J. Arcamone*, N. Castellani*, D. Querlioz†, M. Payvand‡ and E. Vianello*

Email: {simone.dagostino, elisa.vianello}@cea.fr

* CEA-Leti, Université Grenoble Alpes, F-38000 Grenoble, France

† Université Paris-Saclay, CNRS, Centre de Nanosciences et de Nanotechnologies, Palaiseau, France

‡ Institute for Neuroinformatics, University of Zurich and ETH Zurich, Zurich, Switzerland

Abstract—Deep learning has made remarkable progress in various tasks, surpassing human performance in some cases. However, one drawback of neural networks is catastrophic forgetting, where a network trained on one task forgets the solution when learning a new one. To address this issue, recent works have proposed solutions based on Binarized Neural Networks (BNNs) incorporating metaplasticity. In this work, we extend this solution to quantized neural networks (QNNs) and present a memristor-based hardware solution for implementing metaplasticity during both inference and training. We propose a hardware architecture that integrates quantized weights in memristor devices programmed in an analog multi-level fashion with a digital processing unit for high-precision metaplastic storage. We validated our approach using a combined software framework and memristor based crossbar array for in-memory computing fabricated in 130 nm CMOS technology. Our experimental results show that a two-layer perceptron achieves 97 % and 86 % accuracy on consecutive training of MNIST and Fashion-MNIST, equal to software baseline. This result demonstrates immunity to catastrophic forgetting and the resilience to analog device imperfections of the proposed solution. Moreover, our architecture is compatible with the memristor limited endurance and has a 15× reduction in memory footprint compared to the binarized neural network case.

Index terms – Memory, Metaplasticity, Quantized Neural Networks (QNNs), In-Memory-Computing, Memristor, On-Chip learning

I. INTRODUCTION

Intelligence in mammals is characterized by the ability to learn, which encompasses both the acquisition of new knowledge and skills, as well as the retention of previously acquired information. In contrast, state-of-the-art deep neural networks suffer from “catastrophic forgetting” (Fig. 1a), where the network forgets previously learned information when learning new information [1]. Recent advancements in the areas of class incremental learning [2], meta-learning [3], and metaplasticity [4], [5] have shown promise in addressing this problem. When learning a new task, the synaptic weights optimized during previous tasks are protected from further updates, allowing the network to find a set of parameters that can solve both tasks simultaneously (Fig. 1b). These algorithms can enable continuous learning from the sensory signals which has applications in tailoring the edge devices to unique users. For example, customizing wearable medical devices to suit each patient’s needs, or adjusting smart home devices to reflect users’ habits or preferences. Implementing such continuous learning algorithms on the chip will remove the need for sending the user/patient’s data to the cloud, which

not only saves significant amounts of power consumption but also guarantees their privacy. On-chip learning can benefit greatly from on-chip, high-density, and analog memory [6], and resistive memory technologies have emerged as a good candidate solution [7]–[9]. Despite its great potential, resistive memory undergoes variability and, in practice, the bit resolution is usually limited to up to 3 bits [10].

In this work, we propose a device-algorithm co-design approach that takes advantage of the recent meta-plastic algorithms implemented for Binary Neural Networks (BNNs) [5], while being compatible with resistive memory characteristics.

Specifically, we first demonstrate that the metaplasticity-inspired training method for BNNs can be extended to quantized neural networks (QNNs) with more than two binary states. By implementing quantization in hardware, we are able to capitalize on the multi-level capabilities of memristors in a crossbar array to perform analog matrix-vector multiplication operations with low latency and energy consumption. Furthermore, we propose a mixed-precision architecture that combines the use of a memristor crossbar array for storing synaptic weights and performing matrix-vector multiplication operations with a digital processing unit for storing metaplastic variables in high precision and calculating low-precision weight updates based on these values [7]. To validate the effectiveness of our metaplasticity-inspired training method on the mixed-precision architecture, we conduct a combined hardware/software training experiment using a recently developed memristor crossbar array for in-memory computing [10]. Our key contributions include:

- a metaplasticity rule inspired by [5] for quantized neural networks that reduces catastrophic forgetting,
- experimental validation on a 16 kbit crossbar, showing that each 1T1R cell can store nine conductance levels per memristor device,
- an online implementation of the proposed training technique on memristor-based hardware,
- a study of this approach with respect to the limited compute precision and imperfection of the memristor devices.

II. SYNAPTIC METAPLASTICITY IN QUANTIZED NEURAL NETWORKS

QNNs are a generalization of BNNs that use multiple levels of quantization [11]. In QNNs, synapses consist of two types of weights: quantized weights, W_S , and hidden weights, W_H .




Fig. 1. **a** The “catastrophic forgetting” problem: a network is trained sequentially with two different training sets (here MNIST and Fashion-MNIST). When learning Fashion-MNIST, the MNIST test accuracy collapses almost to random guessing. **b** The black arrows depict the paths inside the parameter space when using a classic learning sequence of MNIST and Fashion-MNIST, while the green arrows show the paths traversed using the metaplasticity training. **c** Metaplastic function \mathcal{M} on a set of unequally spaced Q levels; it is used to implement metaplasticity on QNN by modulating the weights updates.

The hidden weights are arbitrary precision real values, while the quantized weights are discretized to a set of values, $Q = \{Q_i\}$ with $i = 1, \dots, n$. The training process for QNNs involves updating the hidden weights using loss gradients computed with the quantized weights (as outlined in Algorithm 1, lines 2-3). The quantized weights are chosen as the closest quantized values to the hidden weights:

$$W_S = Q_i : |W_S - W_H| = \min_{i=0}^n \{|Q_i - W_H|\} \quad (1)$$

In [5], it has been proposed that the hidden weights in BNNs may be interpreted as metaplastic states by introducing an additional component into the hidden weight update rule. This component allows for a memory effect by introducing a meta-function, $\mathcal{M}(W_H)$. The $\mathcal{M}(W_H)$ function modulates the strength of the updates: when $\mathcal{M}(W_H)$ is low, the hidden weight is consolidated at its current level, while when it is high it is updated according to the stochastic gradient descent learning algorithm (lines 7-10 of Algorithm 1). The meta-function $\mathcal{M}(W_H)$ can be extended to QNNs using the following assumption: $\mathcal{M}(W_H)$ decreases as it approaches a quantized level and reaches a maximum at the midpoint between two adjacent quantized levels. In the interval between two adjacent quantized levels, $\mathcal{I}_i^D = Q_{i+1} - Q_i$, the metaplastic function is defined as a function of the hidden weight value:

$$\mathcal{M}(W_H) = 1 - \tanh^2 \left(\frac{2m^*}{\mathcal{I}_i^D} |W_H - W_S| - m^* \right) \quad (2)$$

with $W_H \in \mathcal{I}_i^D$ and W_S the quantized weight (Eq. 1). The m^* parameter controls the steepness of the decay and therefore

determines the rate of the consolidation of the hidden weight. An example of $\mathcal{M}(W_H)$ function for four quantized levels and various values of the scalar m^* is shown in Fig. 1c.

In this work, all simulations use adaptive moment estimation (Adam) [12]. The training procedure for the QNN with metaplasticity is outlined in Algorithm 1. In this algorithm, \mathbf{W}_H represents the vector of hidden weights, with W_H representing a single component. A similar notation is used for the other vectors. The batch-norm parameters are represented by θ^{BN} , while \mathbf{U}_W and \mathbf{U}_θ represent the updates to the weights and the batch-norm, respectively. The input and target vectors are represented by (\mathbf{x}, \mathbf{y}) , and the learning rate is represented by η .

Algorithm 1 Algorithm for metaplasticity using multiple quantized levels.

Require: $\mathbf{W}_H, \theta^{\text{BN}}, \mathbf{U}_W, \mathbf{U}_\theta, (\mathbf{x}, \mathbf{y}), m^*, \eta, Q$

Ensure: $\mathbf{W}_H, \theta^{\text{BN}}, \mathbf{U}_W, \mathbf{U}_\theta$

- 1: $\mathbf{W}_S \leftarrow \text{Approx}(\mathbf{W}_H, Q)$ ▷ Eq. 1
- 2: $\hat{\mathbf{y}} \leftarrow \text{Forward}(\mathbf{x}, \mathbf{W}_S, \theta^{\text{BN}})$
- 3: $\mathbf{C} \leftarrow \text{Cost}(\hat{\mathbf{y}}, \mathbf{y})$
- 4: $\partial_W C, \partial_\theta C \leftarrow \text{Backward}(C, \hat{\mathbf{y}}, W_S, \theta^{\text{BN}})$
- 5: $\mathbf{U}_W, \mathbf{U}_\theta \leftarrow \text{Adam}(\partial_W C, \partial_\theta C, \mathbf{U}_W, \mathbf{U}_\theta)$
- 6: **for** W_H in \mathbf{W}_H **do**
- 7: **if** $U_W \cdot (W_H - W_S) < 0$ **then**
- 8: $W_H \leftarrow W_H - \eta U_W \mathcal{M}(m^*, W_H, W_S)$ ▷ Eq. 2
- 9: **else**
- 10: $W_H \leftarrow W_H - \eta U_W$
- 11: **end if**
- 12: **end for**

The algorithm has been tested using a multi-layer perceptron (MLP) with two hidden layers of 512 neurons each, trained on the MNIST dataset [13] first (epochs 1-50) and then on Fashion-MNIST [14] (epochs 51-100). The levels Q are 17 in the range $[-1.5, 1.5]$. The training experiment was performed using m^* values ranging from 0 to 5. To ensure proper weight initialization, the first 10 epochs were performed without metaplasticity ($m^* = 0$). For $m^* < 2$, the neural network experienced catastrophic forgetting, but in the interval $m^* \in [2, 4]$, the network was able to learn both tasks with near-independent task accuracy. However, when $m^* > 4$, the consolidation rate is too strong and the accuracy on Fashion-MNIST drops without any significant gain from the lower forgetting rate on MNIST (Fig. 2).

The results show that using $m^* = 3$ leads to an accuracy of over 97% for MNIST and 86% for Fashion-MNIST. This value of $m^* = 3$ is applied through the rest of the article. These results match those obtained using a two-layer BNN with 4096 neurons per layer in previous studies [5].

III. MEMRISTOR-BASED IMPLEMENTATION

The proposed system (Fig. 3) for training QNNs has two components: a memristive crossbar array for analog in-memory computing (green box) and a high-precision digital




Fig. 2. **a** Impact of the m^* factor on the MNIST and Fashion-MNIST sequential learning: accuracy plot after 50 epochs. **b** Sequential learning of MNIST and Fashion-MNIST with $m^* = 2.2$. Comparison with a BNN with two hidden layers of 4096 neurons each. **c** Sequential learning of MNIST and Fashion-MNIST with $m^* = 3$. Baseline: BNN with two hidden layers of 4096 neurons each.

computational unit (grey box). Memristors can store intermediate conductance levels, unlike CMOS-based memories (SRAM or DRAM) which store one bit per cell. This allows quantized weights in a QNN to be directly stored as conductance levels in a memristor crossbar array, resulting in compact weight storage. Additionally, the multiply and accumulate operations necessary during the forward and backward data propagation stages of QNNs training can be performed in-place using the fundamental laws of electric circuits: the multiply operation corresponds to Ohm’s law, while the accumulate one to Kirchoff’s current law. During forward propagation, the neuron activations (x_i) are transmitted to the Source Lines through voltages. The total current flowing through each column is the sum of the product of the weights ($W_{S,ij}$) and the activations (x_i) along each Bit Line. In backward propagation, the errors, δ_i , are applied to the Bit Lines and the resulting currents $I = \sum_j W_{S,ji} \delta_j$ measured at the Source Lines. These current values are used to compute the gradient respect to the quantized weights stored in the analog crossbar arrays. The desired hidden weight updates are then calculated based on the the gradient calculated on the quantized weights and the metaplasticity rule (Algorithm 1, lines 5-11). The new hidden weights W_H are updated in the high-precision digital memory. At last, the hidden weights are approximated to the available levels Q and the memristors in the crossbar are eventually re-programmed by a dedicated programming circuit, if the quantized level has changed.

To validate the feasibility of the proposed architecture, we fully characterized an analog in-memory-computing circuit in hybrid CMOS/memristor process [15]. Hafnium oxide (HfO_x) memristors are fabricated on top of a CMOS foundry 130 nm process with four levels of metals. Fig. 4a shows a Scanning Electron Microscope (SEM) image of a fabricated 1-transistor 1-resistor (1T1R) memory cell. The memristor device starts in an extremely low conductance state (pristine state) when manufactured. The device must experience a unique “form-




Fig. 3. Schematic of the on-chip mixed analog/digital learning architecture. The analog in-memory computing block has several crossbar arrays programmed in a multi-level fashion to store the hidden weights. This analog block performs the *Forward* (blue) and *Backward* (red) propagations. The resulting values are used to compute the hidden weights updates stored in the digital memory. The memristors conductance values are updated accordingly.

ing” operation to create a first conductive filament. Once formed, memristors can be programmed to multiple conductance levels. A set operation programs the device in the High-Conductance-State (HCS), a reset operation sets it into the Low-Conductance-State (LCS). The conductance value is controlled by modulating the set programming current I_{CC} , defined by the gate voltage applied on the selector transistor [16]. We characterized a 16 kb array of 1T1R devices, programming them with eight different compliance currents (HCS modulated by I_{CC}) and the LCS state, the corresponding conductance distributions are show in Fig. 4b. However, memristors are prone to a large conductance variability, resulting in a broad statistical distribution of conductance values after programming. A second challenge for the proposed architecture is the limited endurance (i.e. number of Set-Reset operations) of the devices.

We evaluated the efficacy of our proposed architecture through a series of experiments and simulations. We trained a two layer-perceptron on MNIST for 50 epochs, using the first 10 epochs as a pre-training phase (i.e. no metaplasticity, $m^* = 0$) before switching to Fashion-MNIST for the next 50 epochs. We utilized the same network architecture discussed in the previous Section. Quantized weights are encoded as the difference in conductance between two adjacent memory cells, enabling storage of both positive and negative weights [15]. Since each memristor can be programmed into nine levels (8 HCS levels and 1 LCS level), each weight can be represented by 17 levels, with the “zero” level obtained by matching the conductance of two memristors in two adjacent cells. The initial values for the hidden weights are determined by drawing samples from Gaussian distributions with a mean value set between two adjacent quantized levels. These quantized weights are then programmed into conductance values using the equation Eq. (1). These conductance values are read from the hardware and used in the simulation stage to compute the hidden weights updates through software simulations.




Fig. 4. **a** 1T1R hafnium-based memristive device in a SEM image with highlighted memristor (blue). **b** Cumulative Density Function of 8-Level HCS, programmed with different I_{CC} programming current values, and LCS.

The conductance values are then updated as necessary, with single-shot pulses applied without adjusting for the difference between the desired and observed conductance change. At the end of each training epoch, the conductance values for all memristors are read from the array and used to evaluate the classification performance. The results, shown in Fig. 5a, indicate that the memristor conductance variability does not significantly affect accuracy. This is comparable to other works that showed as the noise added during training should not affect or, in some cases, enhance the performances of QNNs [17]–[19]. The network achieves a maximum accuracy of $97.47 \pm 0.33\%$ for MNIST and $86.09 \pm 0.33\%$ for Fashion-MNIST. This suggests that metaplasticity in QNNs is robust to memristor conductance variability during training, making on-chip learning a viable option.

In addition to evaluating the accuracy, we computed the number of programming operations required throughout the experiment while learning both tasks. We plot the percentage of devices in the network against the number of programming operations they have undergone in Fig. 5b. The figure shows that the majority of devices (76.12%) only require less than 25 operations, with only a small number of memristors (10.16%) requiring more than 50 programming operations. This is orders of magnitude lower than the endurance of memristors, which has been measured to be around 10^5 programming cycles [20]. The low number of programming operations results from updating only hidden weights at each iteration of the training algorithm, while re-programming memristors only if the associated quantized level changes.

It is worth noting that our model has $1.3 \cdot 10^6$ devices for implementing quantized weights and reaches similar accuracy on MNIST and Fashion-MNIST compared to a BNN with $20 \cdot 10^6$ binary weights. In terms of memristor-based implementations, the proposed algorithm allows for a reduction in memory footprint by a factor of $15\times$ and $30\times$ compared to the binarized-neural-network implemented using a one-memristor one-transistor cell (1T1R) [21] and a two-memristors two-transistors cell (2T2R) [22], respectively (Table I).




Fig. 5. **a** Sequential learning of MNIST and Fashion-MNIST in hybrid software/hardware experiment with 15 repetitions. Comparison with a BNN with two hidden layers of 4096 neurons each. **b** Percentage of devices as a function of the number of programming operations after training on MNIST and Fashion-MNIST.

TABLE I
COMPARISON OF RESULTS BETWEEN THE BNN NETWORK AND QNNs OF DIFFERENT SIZES INCLUDING OXRAM VARIABILITY

Number of devices	BNN [5]	QNN hardware implementation		
	20 M ^a 40 M ^b	537 k ^b	1.3 M ^b	3.7 M ^b
MNIST	96.5 %	97.02 % ± 0.40 %	97.47 % ± 0.33 %	97.17 % ± 0.64 %
F-MNIST	87 %	84.87 % ± 0.53 %	86.09 % ± 0.33 %	87.25 % ± 0.35 %

^a1T1R configuration [21]

^b2T2R configuration

IV. CONCLUSION

In this work we extended the synaptic metaplasticity training algorithm for BNNs to work with QNNs, implementing it on a mixed analog/digital platform using hafnium oxide memristor crossbars. Our combined software/hardware experiment showed robustness to the main memristors limitations (computational precision, hardware imperfection, and endurance) and achieved equivalent performance to software implementations. We also utilized multi-level programming for compact weight memorization, resulting in a $15\times$ reduction in memory compared to BNNs. Our findings enable QNNs for online synaptic consolidation avoiding catastrophic forgetting. Our work opens up possibilities for developing embedded hardware for continual learning.

ACKNOWLEDGMENT

This work was supported by European Research Council consolidator grant DIVERSE (101043854) and by the H2020 MeM-Scales project (871371). It also benefits from a France 2030 government grant managed by the French National Research Agency (ANR-22-PEEL-0010) and the Horizon Europe METASPIN project (101098651).

REFERENCES

- [1] I. J. Goodfellow, M. Mirza, D. Xiao, A. Courville, Y. Bengio, “An empirical investigation of catastrophic forgetting in gradient-based neural networks”. arXiv preprint arXiv:1312.6211, 2013.

- [2] S. A. Rebuffi, A. Kolesnikov, G. Sperl, C. H. Lampert, "icarl: Incremental classifier and representation learning". In: Proceedings of the IEEE conference on Computer Vision and Pattern Recognition. 2017. p. 2001-2010.
- [3] M. K. Stewart, E. O. Neftci, "Meta-learning spiking neural networks with surrogate gradient descent". *Neuromorphic Computing and Engineering*, 2022, 2.4: 044002.
- [4] M. K. Benna, S. Fusi, "Computational principles of synaptic memory consolidation". *Nature neuroscience*, 2016, 19.12: 1697-1706.
- [5] A. Laborieux, M. Ernoult, T. Hirtzlin, D. Querlioz, "Synaptic metaplasticity in binarized neural networks". *Nature communications*, 2021, 12.1: 1-12.
- [6] E. Covi, E. Donati, X. Liang, D. Kappel, H. Heidari, M. Payvand, W. Wang, "Adaptive extreme edge computing for wearable devices". *Frontiers in Neuroscience*, pp. 1-4. 2021
- [7] S. R. Nandakumar, M. Le Gallo, C. Piveteau, V. Joshy, G. Mariani, I. Boybat et al., "Mixed-precision deep learning based on computational memory". *Frontiers in Neuroscience*, 2020, 14: 406.
- [8] S. Ambrogio, P. Narayanan, H. Tsai, R. M. Shelby, I. Boybat, C. di Nolfo et al., "Equivalent-accuracy accelerated neural-network training using analogue memory". *Nature*, 2018, 558.7708: 60-67.
- [9] T. Dalgaty, N. Castellani, C. Turck, K. E Harabi, D. Querlioz, E. Vianello, "In situ learning using intrinsic memristor variability via Markov chain Monte Carlo sampling". *Nature Electronics*, 2021, 4.2: 151-161.
- [10] E. Esmanhotto, L. Brunet, N. Castellani, D. Bonnet, T. Dalgaty, L. Grenouillet et al., "High-Density 3D Monolithically Integrated Multiple 1T1R Multi-Level-Cell for Neural Networks". 2020 IEEE International Electron Devices Meeting (IEDM), 2020, pp. 36.5.1-36.5.4
- [11] I. Hubara, M. Courbariaux, D. Soudry, R. El-Yaniv, Y. Bengio, "Quantized neural networks: Training neural networks with low precision weights and activations". *The Journal of Machine Learning Research*, 2017, 18.1: 6869-6898.
- [12] D.P. Kingma, J. Ba, "Adam: A method for stochastic optimization". arXiv preprint arXiv:1412.6980, 2014.
- [13] Y. LeCun, C. Cortes, C.J. Burges, "The mnist database of handwritten digits". 1998.
- [14] H. Xiao, K. Rasul, R. Vollgraf, "Fashion-mnist: a novel image dataset for benchmarking machine learning algorithms". arXiv preprint arXiv:1708.07747, 2017.
- [15] E. Esmanhotto, T. Hirtzlin, D. Bonnet, N. Castellani, J. Portal, D. Querlioz, E. Vianello, "Experimental Demonstration of Multilevel Resistive Random Access Memory Programming for up to Two Months Stable Neural Networks Inference Accuracy". *Adv. Intell. Syst.*, 4: 2200145, 2022.
- [16] M. Payvand, Y. Demirag, T. Dalgaty, E. Vianello, G. Indiveri, "Analog weight updates with compliance current modulation of binary ReRAMs for on-chip learning", *IEEE International Symposium on Circuits and Systems (ISCAS)*, pp. 1-5, 2020
- [17] D. Garbin, E. Vianello, O. Bichler, M. Azzaz, Q. Raghay, P. Candelier et al., "On the impact of OxRAM-based synapses variability on convolutional neural networks performance". In: Proceedings of the 2015 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH '15). IEEE, 2015. p. 193-198.
- [18] F. Moro, E. Esmanhotto, T. Hirtzlin, N. Castellani, A. Trabelsi, T. Dalgaty et al., "Hardware calibrated learning to compensate heterogeneity in analog RRAM-based Spiking Neural Networks". In: 2022 IEEE International Symposium on Circuits and Systems (ISCAS). IEEE, 2022. p. 380-383.
- [19] M. Spallanzani, L. Cavigelli, G. P. Leonardi, M. Bertogna, L. Benini, "Additive noise annealing and approximation properties of quantized neural network"s. arXiv preprint arXiv:1905.10452, 2019.
- [20] G. Molas, G. Piccolboni, A. Bricalli, A. Verdy, I. Naot, Y. Cohen et al., "High temperature stability embedded ReRAM for 2x nm node and beyond. In: 2022 IEEE International Memory Workshop (IMW)". IEEE, 2022. p. 1-4.
- [21] Y. Zhang, Z. Zhou, P. Huang, M. Fan, R. Han, W. Shen et al., "An improved RRAM-based binarized neural network with high variation-tolerated forward/backward propagation module". *IEEE Transactions on Electron Devices*, 2019, 67.2: 469-473.
- [22] T. Hirtzlin, M. Bocquet, B. Penkovsky, J.-O. Klein, E. Nowak, E. Vianello et al., "Digital biologically plausible implementation of binarized neural networks with differential hafnium oxide resistive memory arrays". *Frontiers in neuroscience*, 2020, 13: 1383.