Abstract
Neuromorphic systems have been increasing in size and complexity in recent years, thanks also the adoption of the Address-Event Representation (AER) as a standard for transmitting signals among chips, and building multi-chip event-based systems. AER mapper devices that route Address-Events from multiple sources to different multiple destinations are crucial components of these systems, as they allow users to flexibly compose multi-chip setups, re-configure them, and program different architecture or network topologies. In this paper we present a PCI based high-fanout AER mapper with 2 GiB RAM look-up table, 0.8 μs latency and 66 MHz output event-rate. Integrated with a PC it forms a very flexible and affordable AER experimental platform which is suitable for prototyping and research projects. Indeed, multiple instances of this system are already being used to perform various types of AER experiments. In addition, the system's ability to implement probabilistic address-event mappings further extends the range of experiments that can be performed using this platform. We describe the hardware system implementation details, compare our approach to previously proposed ones, and present experimental results which demonstrate how the system provides optimal performance for experiments with high average fanout and how for low fanout mappings the limiting factor is given by the 0.8 μs latency induced by the PC on each random memory access.
Fasnacht, D B